A low power VLSI implementation for variable length decoder in MPEG-1 layer III
نویسندگان
چکیده
MPEG Layer III (MP3) audio coding algorithm was a widely used audio coding standard. It involves several complex coding techniques and is therefore difficult to create an efficient architecture design. The variable length decoding was an important part, which needs great amount of search and memory read/write operations. In this paper a data driven variable length decoding algorithm is presented, which can exploit the signal statistics of variable length codes to reduce power. The decoder was designed based on simplicity and low-cost, low power consumption while retaining the high efficiency requirements.
منابع مشابه
VLSI implementation of a reversible variable length encoder/decoder
Variable Length Codes (VLCs) are known for their efficient compression , but are susceptible to noisy environments due to synchronization losses that can occur from bit error propagation. Recent interest in Reversible Variable Length Codes (RVLCs) has come about due to the growing need for wireless exchange of compressed image and video signals over noisy channels and the ability for RVLCs to p...
متن کاملHigh-throughput low-cost VLSI architecture for AVC/H.264 CAVLC decoding
This study develops a low-cost very-large-scale-integration (VLSI) hardware architecture for entropy coding with increased throughput using the statistical properties of context-based adaptive variable-length coding (CAVLC) in AVC/H.264. Statistical analyses show that better symbol length prediction was achieved by breaking the recursive dependency among codewords for the multi-symbol decoder i...
متن کاملA Low-Power Variable Length Decoder for MPEG-2 Based on Successive Decoding of Short Codewords
This paper presents a low-power variable length decoder exploiting the statistics of successive codewords. The decoder employs small look-up tables working as fixed caches to reduce the number of activations of a variable length code detector where considerable power is consumed. The power simulation results estimated using PowerMill show that 35% energy is reduced on the average compared to th...
متن کاملA low power variable length decoder for MPEG-2 based on nonuniform fine-grain table partitioning
Variable length coding is a widely used technique in digital video compression systems. Previous work related to variable length decoders (VLD’s) are primarily aimed at high throughput applications, but the increased demand for portable multimedia systems has made power a very important factor. In this paper, a data-driven variable length decoding architecture is presented, which exploits the s...
متن کاملAn efficient VLSI implementation of H.264/AVC entropy decoder
This paper proposes an efficient H.264/AVC entropy decoder. It requires no ROM/RAM fabrication process that decreases fabrication cost and increases operation speed. It was achieved by optimizing lookup tables and internal buffers, which significantly improves area, speed, and power. The proposed entropy decoder does not exploit embedded processor for bitstream manipulation, which also improves...
متن کامل